

US009412801B2

## (12) United States Patent

# (10) Patent No.: US 9,412,801 B2 (45) Date of Patent: Aug. 9, 2016

#### (54) ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME

- (71) Applicant: LG Display Co., Ltd., Seoul (KR)
- (72) Inventor: Hee Dong Choi, Seosan-si (KR)
- (73) Assignee: LG Display Co., Ltd., Seoul (KR)
- (\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 160 days.

- (21) Appl. No.: 13/622,799
- (22) Filed: Sep. 19, 2012
- (65) Prior Publication Data

US 2013/0069853 A1 Mar. 21, 2013

#### (30) Foreign Application Priority Data

Sep. 20, 2011 (KR) ...... 10-2011-0094832

- (51) Int. Cl. *H01L 27/32*
- (2006.01)
- (52) **U.S. Cl.** 
  - CPC ...... *H01L 27/3276* (2013.01)

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

6,703,792 B2	* 3/2004	Kawada et al 315/169.4
7,525,143 B2		Chae 257/306
7,538,488 B2	* 5/2009	Kwak 313/506
8,188,473 B2		Bang et al 257/59
8,278,664 B2	* 10/2012	Hwang et al 257/72

8,319,234	B2*	11/2012	Jeong et al	257/89
8,604,490	B2 *	12/2013	Yuasa	257/88
2004/0012549	A1*	1/2004	Nishikawa	345/76
2004/0069987	A1*	4/2004	Yoneda et al	257/40
2004/0263441	A1*	12/2004	Tanaka et al	345/76
2005/0030268	A1*	2/2005	Zhang et al	345/83
2006/0060850	A1	3/2006	Kwak et al.	

#### (Continued)

#### FOREIGN PATENT DOCUMENTS

JΡ	2005-266667 A	9/2005
JΡ	2005-338789 A	12/2005
	(Con	tinued)

#### OTHER PUBLICATIONS

Japanese Patent Office, Office Action, Japanese Patent Application No. 2012-205772, Oct. 8, 2013, four pages.


(Continued)

Primary Examiner — Kumar Patel
Assistant Examiner — Sejoon Ahn
(74) Attorney, Agent, or Firm — Fenwick & West LLP

#### (57) ABSTRACT

An OLED display device includes a display area of a substrate to display images; a non-display area surrounding the display area and applying signals to pixels within the display area; a first thin film transistor formed in the non-display area of the substrate; a second thin film transistor formed in the display area of the substrate; a planarization film formed over the first and second thin film transistors; a first electrode formed on the planarization film in the non-display area and formed with at least one first opening; a second electrode formed on the planarization film and connected to a electrode of the second thin film transistor; a bank pattern formed on the second electrode and the first electrode and exposing a part of the second electrode. The bank pattern is adjacent to the first electrode.

#### 21 Claims, 6 Drawing Sheets



# **US 9,412,801 B2**Page 2

(56)		Referen	ices Cited		/0297942 /0304652		12/2011 12/2011	Kim et al
	U.S.	PATENT	DOCUMENTS	2012	/0304032 /0013593 /0044444	A1*		Yamamoto
2006/0113900	A 1	6/2006	Oh	2012	0044444	AI	2/2012	349/106
2006/0170634			Kwak et al 345/92	2012	/0080664	A1*	4/2012	Kim et al 257/40
2006/0292763		12/2006	Hwang et al	2012	/0105381	A1*	5/2012	Lee G06F 3/0412
2007/0007534		1/2007	Kim G03F 1/14					345/176
			257/72	2012	/0146059	A1*	6/2012	Moon H01L 27/3276
2007/0159099	A1*	7/2007	Takahashi G09G 3/3233					257/88
			313/512		/0268002		10/2012	Osako et al 313/504
2007/0194699	A1*	8/2007	Lee et al 313/505		/0032802		2/2013	Kim et al 257/59
2007/0285369	A1*	12/2007	Park et al 345/90		/0087770		4/2013	Son et al
2008/0012797		1/2008	Kil 345/63	2013	/0140529	Al*	6/2013	Seong H01L 27/3276
2008/0157744		7/2008	Jinta 323/284	2012	(01/7011	A 1 %	7/2012	257/40
2008/0158496			Kim et al 349/151	2013	/0167911	A1 *	//2013	Ikenaga et al 136/251
2008/0283836		11/2008	Lee 257/59		EO	DEIC	NI DATE:	ATT DOGLING TAKE
2009/0008642	Al*	1/2009	Kim H01L 27/3276		FO	REIG	N PALE.	NT DOCUMENTS
2000/000000	A 1 %	1/2000	257/59	TTD.	20			6/2006
2009/0009068 2010/0065849		1/2009	Fujimura et al	Ъ			5374 A	6/2006
2010/0065849		6/2010		JР			8895 A	7/2007
2010/0133733		7/2010	Lee et al	JP JP			)701 A  417 A	3/2009
2010/0182207		7/2010	Takasugi et al 345/211	WO			1417 A 1911 A1	3/2011 4/2011
2010/0132303		8/2010	Kim et al 257/98	WO	WO 20	11/04.	911 AI	4/2011
2011/0134104		6/2011	Yoon et al			OT	HER PUI	BLICATIONS
2011/0163331		7/2011	Yamazaki et al 257/88					
2011/0164198	A1*	7/2011	Shin G02F 1/13624	Japan 1	Patent Off	ice. Of	fice Actio	n, Japanese Patent Application No.
			349/46	-				th concise explanation of relevance
2011/0169792	A1*	7/2011				ay 1/,	2010 [WI	in concise explanation of relevance
2011/0198572		8/2011	Park et al 257/40	in Eng	iisn j.			
2011/0254757		10/2011	Kim 345/76					
2011/0285689	A1*	11/2011	Kim et al 345/211	* cited	d by exar	niner		

Aug. 9, 2016

Fig. 1




Fig. 2




Fig.3




Fig. 4




Fig. 5





Fig. 6



Aug. 9, 2016

Fig. 7




Fig. 8




Fig. 9




Fig. 10





Fig. 11



1

#### ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME

### CROSS-REFERENCE TO RELATED APPLICATION

This application claims priority under 35 U.S.C. 119(a) to Korean Patent Application No. 10-2011-0094832, filed on Sep. 20, 2011, which is hereby incorporated by reference in its entirety.

#### BACKGROUND

#### 1. Field of the Disclosure

This disclosure relates an organic light emitting diode display device, and more particularly to an organic light emitting diode display device and a manufacturing method thereof which are adapted to enhance reliability.

#### 2. Description of the Related Art

Various kinds of flat panel display devices that can replace heavy and bulky cathode ray tubes (CRTs) have been recently developed. Examples of the flat panel display devices include a liquid crystal display (LCD) device, a field emission display (FED) device, a plasma display panel (PDP), and a light-emitting diode display device.

The light-emitting diode display device is classified into an inorganic light-emitting diode display device and an organic light-emitting diode (OLED) display device according to the material of a light emission layer. Such a light-emitting diode display device has good characteristics, including a rapid response time, a high light-emitting efficiency, a high brightness, and a wide viewing angle because of being self-luminous.

The OLED includes an organic light-emitting compound layer configured to emit light, and an anode electrode and a cathode electrode facing each other with the organic light-emitting compound layer therebetween. The organic light-emitting compound layer includes a hole injection layer HIL, 40 a hole transport layer HTL, an emission layer EML, an electron transport layer ETL and an electron injection layer EIL.

Such an OLED injects holes and electrons to the emission layer EML each through the cathode and anode electrodes and enables the emission layer to emit light by energy from 45 excitons which are generated in an excitation process that the holes and the electrons are recombined with each other in the emission layer EML. In accordance therewith, the OLED display device electrically controls the quantity of light generated in the emission layer EML of the OLED and displays 50 an image.

The OLED display device includes a thin film transistor (TFT), a planarization film formed in such a manner as to cover the TFT, an anode electrode connected to the TFT, a bank pattern formed on the TFT and the anode electrode, an 55 organic light-emitting compound layer formed on the bank pattern and the anode electrode, and a cathode electrode formed on the organic light-emitting compound layer.

The OLED display device includes a buffer layer, a semi-conductor active pattern, a gate insulation film, a gate metal 60 pattern, an interlayer insulation film, a source/drain metal pattern and a passivation film which are sequentially formed on a substrate. The gate metal pattern includes a gate electrode of the TFT. The source/drain metal pattern includes source and drain electrodes of the TFT. The anode electrode is connected to the drain electrode of the TFT through a contact hole which penetrates through the passivation film.

2

Such an OLED display device can be defined into a display area used to display images and a non-display area surrounding edges of the display area. In the non-display area, a circuit portion and a ground connection portion can be formed. The circuit portion is used to apply drive voltages to a plurality of drive lines formed in the display area.

Similarly to the display area, another TFT, the planarization film, the anode electrode and so on are formed in the circuit portion of the non-display area.

However, residual materials within the planarization film formed in the circuit portion of the non-display area can be out-gassed with the lapse of time. The out-gassed residual materials affect the organic light-emitting compound layer formed in the display area. Due to this, the organic light-emitting compound layer can deteriorate.

The deterioration of the organic light-emitting compound layer causes faults and forces the reliability of the OLED display device to deteriorate.

#### **BRIEF SUMMARY**

Accordingly, the present embodiments are directed to an OLED display device that substantially obviates one or more of problems due to the limitations and disadvantages of the related art, and a method of manufacturing the same.

An object of the present embodiments is to provide an OLED display device and a manufacturing method of thereof that are adapted to minimize the movement of out-gassed materials from a circuit portion of a non-display area toward a display area and prevents the deterioration of an OLED within the display area, by forming holes in an anode electrode within the circuit portion.

Another object of the present embodiments is to provide an OLED display device and a manufacturing method thereof that are adapted to enhance the reliability.

Additional features and advantages of the embodiments will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the embodiments. The advantages of the embodiments will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

According to one general aspect of the present embodiment, an OLED display device includes: a display area defined in a substrate and configured to display images; a non-display area defined to include the circumference of the display area and configured to apply signals to pixels within the display area; a first thin film transistor formed in the non-display area of the substrate; a second thin film transistor formed in the display area of the substrate; a planarization film formed over the first and second thin film transistors; a first electrode formed on the planarization film in the nondisplay area and configured to include at least one first opening; a second electrode formed on the planarization film and connected to a electrode of the second thin film transistor; a bank pattern formed on the second electrode and the first electrode and configured to expose a part of the second electrode, wherein the bank pattern is arranged to be adjacent to the first electrode; an organic light-emitting layer formed on the second electrode; and a third electrode formed on the organic light-emitting layer.

A method for manufacturing an OLED display device according to another general aspect of the present embodiment includes: preparing a substrate defined into a display area configured to display images, and a non-display area positioned at outer sides of the display area; forming first and second thin film transistors in the non-display area and the

display area of the substrate, respectively; forming a planarization film having a first contact hole exposing a part of an electrode of the second thin film transistor, on the substrate provided with the first and second thin film transistors; forming a first electrode including at least one first opening and facing the first thin film transistor, on the planarization film provided with the first contact hole, and a second electrode, which is connected to the electrode of the second thin film transistor; forming a bank pattern, in which an opening exposing a part of the second electrode is formed, on the first electrode and the second electrode; forming an organic lightemitting layer on the anode electrode; and forming a third electrode on the organic light-emitting layer.

According to another general aspect of the present embodiment, an OLED display device includes: a display area defined in a substrate and configured to display images; a non-display area defined to include the circumference of the display area and configured to apply signals to pixels within the display area; a first thin film transistor formed in the 20 non-display area of the substrate; a second thin film transistor formed in the display area of the substrate; a planarization film formed over the first and second thin film transistors; a first thin film transistor formed in the non-display area of the substrate and configured to guide materials out-gassed from 25 the planarization film to be exhausted to the bank pattern; a second electrode formed on the planarization film and connected to a electrode of the second thin film transistor; a bank pattern formed on the second electrode and the first electrode and configured to expose a part of the second electrode, 30 wherein the bank pattern is arranged to be adjacent to the first electrode; an organic light-emitting layer formed on the second electrode; and a third electrode formed on the organic light-emitting layer.

Other systems, methods, features and advantages will be, or will become, apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features and advantages be included within this description, be within the scope of the present disclosure, and be protected by 40 the following claims. Nothing in this section should be taken as a limitation on those claims. Further aspects and advantages are discussed below in conjunction with the embodiments. It is to be understood that both the foregoing general description and the following detailed description of the 45 present disclosure are exemplary and explanatory and are intended to provide further explanation of the disclosure as claimed.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the embodiments and are incorporated herein and constitute a part of this application, illustrate embodiment(s) of the present disclosure and 55 together with the description serve to explain the disclosure. In the drawings:

FIG. 1 is a plan view schematically showing an OLED display device according to an embodiment of the present disclosure:

FIG. 2 is a circuitry diagram showing the circuit configuration of a pixel in FIG. 1;

FIG. 3 is a cross-sectional diagram of the OLED display device taken along the line I-I' in FIG. 1;

FIGS. 4 through 10 are cross-sectional diagrams illustrat- 65 ing processes of manufacturing the OLED display device of FIG. 1; and

4

FIG. 11 is a cross-sectional diagram of an OLED display device taken along the line I-I' in FIG. 1, according to another embodiment of the present disclosure.

#### DETAILED DESCRIPTION

Reference will now be made in detail to the embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings.

FIG. 1 is a plan view schematically showing an OLED display device according to an embodiment of the present disclosure, and FIG. 2 is a circuitry diagram showing the circuit configuration of a pixel in FIG. 1. As shown in FIGS. 1 and 2, the OLED display device 1000 according to an embodiment of the present disclosure includes a substrate 190. The substrate 190 is defined into a display area AA used to display images and a non-display area NDA which surrounds edges of the display area AA and is loaded with circuit portions. The circuit portions are used to apply drive voltages to the display area AA.

The OLED display device can include a pad portion PA, a wiring portion WA and an integrated circuit (IC) chip which are disposed in the non-display area NDA. The wiring portion WA can include a plurality of wires used to guide a plurality of signals and a plurality of voltages, which are applied from the exterior through the pad portion PA, to the display area AA. The IC chip is electrically connected to pixels formed in the display area AA, through data lines formed in the display area AA.

The OLED display device can further include another circuit portion which is formed on the non-display area NDA of the substrate in a gate-in-panel (GIP) shape. Another circuit portion applies scan signals to the pixels SP through scan lines.

The pixels are arranged on the display area AA of the substrate 190 in a matrix shape. The pixels are connected to the IC chip through the data lines extending to the wiring portion WA. Also, the pixels are connected to another circuit portion through the scan lines extending to the wiring portion WA. Furthermore, the pixels are connected to a power source by power lines which pass through the wiring portion WA.

Each of the pixels can have a 2T1C (two transistors and one capacitor) configuration. In other words, the pixel can include a switching transistor, a drive transistor, a capacitor and an OLED. Alternatively, the pixel can be configured to further include still another transistor and another capacitor. The elements included in the pixel of the 2T1C configuration can be connected to one another as shown in FIG. 2.

The switching transistor S1 includes a gate electrode connected to the scan line SL to receive the scan signal. The switch transistor S1 further includes a source electrode connected to the data line DL to receive the data signal, and a drain electrode connected to a first node N1.

The drive transistor T1 includes a gate electrode connected to the first node N1. The drive transistor T1 further includes a source electrode connected to a first power line VDD to which a high voltage is applied, and a drain electrode connected to an anode electrode of the OLED D.

The capacitor Cst includes one end connected to the first node N1 and the other end connected to the first power line VDD. The OLED D includes the anode electrode connected to the drain electrode of the drive transistor T1, and a cathode electrode connected to a second power line GND to which a low voltage is applied.

FIG. 2 is described above with reference to using transistors S1 and T1 that are P-type transistors, as an example. However, the present embodiment is not limited to this.

The high voltage applied through the first power line VDD can be higher than the low voltage applied through the second power line GND. The high and low voltages applied through the first and second power lines VDD and GND can be exchanged for each other according to the drive mode of the 5 pixel.

The above-mentioned pixel can be driven as follows. When the scan signal is applied through the scan line SL, the switching transistor S1 is turned on. As such, the data signal on the data line DL is applied to the first node N1 through the 10 turned-on switching transistor S1 and stored in the capacitor Cst as a data voltage. The switching transistor S1 is turned-off when the scan signal is not applied to the scan line SL. Meanwhile, the drive transistor T1 is driven by the data voltage stored in the capacitor Cst. Then, the high voltage on the 15 first power line VDD enables a current to flow towards the second power line GND, which causes the OLED to emit light. This drive method is provided as an example. As such, the present embodiment is not limited to this drive method.

The pad portion PA is disposed in an edge of the substrate 20 190. The pad portion PA is connected to an external substrate by an anisotropic conductive film or others. Also, the pad portion PA is connected to the wiring portion WA. Such a pad portion PA can transfer various drive signals, voltages and so on, which are applied from the external substrate, to the 25 display area AA, the integrated circuit chip, the circuit portions and so on.

The wiring portion WA is used to transfer the transfer the various drive signals, the voltages and so on, which are applied from the pad portion PA, to the display area AA, the 30 integrated circuit chip, the circuit portions and so on. To this end, the wiring portion WA can include data link lines used to transfer data signals to the integrated circuit chip IC, clock lines used to transfer clock signals and so on to the circuit portions, and power lines VDD and GND used to transfer the 35 high and low voltages. Hereinafter, the power line used to transfer the low voltage will be referred to as a ground line.

FIG. 3 is a cross-sectional diagram of the OLED display device 1000 taken along the line I-I' in FIG. 1. As shown in FIGS. 1 and 3, the OLED display device 1000 can be defined 40 into a display area AA and a non-display area NDA. The non-display area NDA can include a GIP area and a GND contact area.

The OLED display device 1000 can include first and second thin film transistors TFT-1 and TFT-2, a passivation film 45 135, a planarization film 140, a first electrode 175 and a second electrode 145, a bank pattern 150, an organic lightemitting compound layer 155, and a third electrode 160, which are sequentially formed on a substrate 100. The passivation film 135 is formed in such a manner to cover the first 50 and second thin film transistors TFT-1 and TFT-2. The second and third electrodes 145 and 160 are either an anode electrode or a cathode electrode. If the second electrode 145 is an anode electrode, the third electrode 160 is a cathode electrode, and electrode is an anode electrode 160.

The first thin film transistor TFT-1 is formed in the GIP area of the non-display area NDA. The second thin film transistor TFT-2 is formed in the display area AA.

Also, the OLED display device 1000 can include a buffer 60 layer 105, semiconductor active patterns 110a and 110b, a gate insulation film 127, a gate metal pattern, an interlayer insulation film 130, a source/drain metal pattern, and the passivation film 135, which are formed on the substrate 100.

The gate metal pattern can include gate electrodes 115a 65 and 115b of the first and second thin film transistors TFT-1 and TFT-2. The source/drain metal pattern can include fourth

6

and fifth electrodes 120a and 120b and sixth and seventh electrodes 125a and 125b of the thin film transistors TFT-1 and TFT-2 and a conductive pattern 170. The fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a and 125b are either a drain electrode or a source electrode. If the fourth electrode 120a is a source electrode, the sixth electrode 125a is a drain electrode, and if the fourth electrode 120a is a drain electrode, the sixth electrode 125a is a source electrode. If the fifth electrode 120b is a source electrode, the seventh 125belectrode is a drain electrode, and if the fifth 120b electrode is a drain electrode, the seventh electrode 125b is a source

The second electrode 145 is electrically connected to the seventh electrode 125b of the second thin film transistor TFT-2 through a first contact hole H1. The first contact hole H1 is formed in such a manner as to penetrate through the planarization film 140 and the passivation film 135 within the display area AA. If the second electrode 145 is an anode electrode, the seventh electrode 125b is a drain electrode, and if the second electrode 145 is a cathode electrode, the seventh electrode 125b is a source electrode.

The first thin film transistor TFT-1 can include the first semiconductor active pattern 110a formed on the buffer layer 105, the first gate electrode 115a formed on the first semiconductor active pattern 110a with the gate insulation film 127 therebetween, and the fourth and sixth electrodes 120a and 125a formed on the first gate electrode 115a with the interlayer insulation film 130 therebetween. The fourth and sixth electrodes 120a and 125a are spaced a fixed distance from each other.

The second thin film transistor TFT-2 can include the second semiconductor active pattern 110b formed on the buffer layer 105, the second gate electrode 115b formed on the second semiconductor active pattern 110b with the gate insulation film 127 therebetween, and the fifth and seventh electrodes 120b and 125b formed on the second gate electrode 115b with the interlayer insulation film 130 therebetween. The fifth and seventh electrodes 120b and 125b are spaced a fixed distance from each other.

The first electrode 175 is formed on the non-display area NDA. The first electrode 175 is electrically connected to the conductive pattern 170 within the GND contact area through a second contact hole H2. At least one first opening H3 is formed in the first electrode 175 within the GIP area of the non-display area NDA. If a plurality of first openings H3 is formed in the first electrode 175 within the GIP area, they are spaced a fixed interval from one another.

The second electrode 145 disposed within the display area AA is formed from the same material and through the same process as the first electrode 175. However, the second electrode 145 is not connected electrically to the first electrode

The first opening H3 formed in the first electrode within the if the second electrode 145 is a cathode electrode, the third 55 GIP area can guide materials out-gassed from the planarization film 140 within the GIP area to be exhausted to the bank pattern 150. As such, the affection of the materials, which is out-gassed from the planarization film 140 within the GIP area, to be applied to the organic light-emitting compound layer 150 can be minimized. In accordance therewith, the deterioration of the organic light-emitting compound layer 150 can be prevented. As a result, the OLED display device according to the present embodiment can enhance the reliability. The above-mentioned configuration of the first electrode is one example of the first electrode 175 configured to guide materials out-gassed from the planarization film 140 within the GIP area to be exhausted to the bank pattern 150.

FIGS. 4 through 10 are cross-sectional views illustrating processes of manufacturing the OLED display device of FIG. 1. As shown in FIG. 4, processes of forming first and second thin film transistors TFT-1 and TFT-2 on a substrate 100 are performed. First, a buffer layer 105 is formed on the substrate 5 100 by depositing silicon oxide SiO<sub>2</sub> or silicon nitride SiNx on the substrate 100 using a chemical vapor deposition (CVD) technique. Then, first and second semiconductor active patterns 110a and 110b are formed on the buffer layer **105**. The first and second semiconductor active patterns 110a 10 and 110b can be prepared by forming first and second polysilicon patterns on the buffer layer 105 and doping p+ ions into the first and second polysilicon patterns. The first and second polysilicon patterns can also be formed by depositing n+-p hydrogenated amorphous silicon (a-Si:H) on the buffer 15 layer 105 using the CVD technique, crystallizing the deposited n+-p hydrogenated amorphous silicon (a-Si:H) into a polysilicon layer, and patterning the polysilicon layer.

A gate insulation film 127 is formed on the buffer layer 105 in such a manner as to cover the first and second semiconductor active patterns 110a and 110b. The gate insulation film 127 is prepared by depositing silicon oxide SiO<sub>2</sub> or silicon nitride SiNx on the buffer layer 105 provided with the first and second semiconductor active patterns 110a and 110b.

Subsequently, first and second gate electrodes 115a and 25 115b are formed on the gate insulation film 127. The first and second gate electrodes 115a and 115b can be prepared by depositing a metal film on the gate insulation film 127 using a sputtering technique and patterning the deposited metal film through a first photolithograph process. The metal film can be 30 formed from either at least one of aluminum Al, aluminum-neodymium AlNd and molybdenum or an alloy thereof.

An interlayer insulation film 130 is formed on the gate insulation film 127 in such a manner to cover the first and second gate electrodes 115a and 115b. The interlayer insulation film 130 can be prepared by depositing silicon oxide  $\mathrm{SiO}_2$  or silicon nitride  $\mathrm{SiNx}$  on the gate insulation film 127 provided with the first and second gate electrodes 115a and 115b.

In succession, contact holes partially exposing the first and second semiconductor active patterns 110a and 110b are 40 formed in the interlayer insulation film and the gate insulation film 127. The contact holes can be formed by continuously etching the interlayer insulation film 130 and the gate insulation film 127, which corresponding to positions in which fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a 45 and 125b will be formed, through a second photolithograph process.

Afterward, the fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a and 125b, which are connected to the first and second semiconductor active patterns 110a and 110b 50 through the contact holes, are formed on the interlayer insulation film 130. The fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a and 125b can be formed by depositing a source/drain metal film on the interlayer insulation film 130 using the CVD technique and patterning the deposited source/drain metal film through a third photolithograph process. The source/drain metal film can be formed in either a single layer or a stacked-layer structure, formed from molybdenum Mo, chromium Cr, copper Cu, alloys thereof and so on.

At the same time, a conductive pattern 170 is formed on the interlayer insulation film 130 within the GND contact area of the non-display area NDA. The conductive pattern 170 will be electrically connected to an external ground source.

Continuously, a passivation film 135 is formed on the inter- 65 layer insulation film 130 in such a manner as to cover the fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a

8

and 125b. The passivation film 135 can be formed by depositing one of silicon oxide  $\mathrm{SiO}_2$  and silicon nitride  $\mathrm{SiNx}$  on the interlayer insulation film 130, which is provided with the fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a and 125b, using the CVD technique. Alternatively, the passivation film 135 can be formed by coating an organic material on the interlayer insulation film 130 provided with the fourth, fifth, sixth and seventh electrodes 120a, 120b, 125a and 125b.

Also, first and second contact holes H1 and H2 are formed by patterning the planarization film 135 through a fourth photolithograph process. The first contact hole H1 exposes the seventh electrode 125b. The second contact hole H2 exposes a part of the conductive pattern 170 formed within the GND contact area of the non-display area NDA.

As shown in FIG. 5, a planarization film 140 is formed on the passivation film 135. The planarization film 140 can be formed by an organic liquid material, such as polyimide, a benzocyclobutene-based resin, acrylate or others, on the passivation film 135 and curing the spin-coated organic material. The planarization film 140 is patterned in order to expose the seventh electrode 125b corresponding to the first contact hole H1.

Subsequently, a transparent conductive film 200 is formed on the entire surface of the substrate 100 provided with the planarization film 140, as shown in FIG. 6. The transparent conductive film 200 can be prepared by depositing a transparent conductive material on the entire surface of the substrate 100, which is provided with the planarization film 140, using a sputtering technique. Also, the transparent conductive film 200 can be formed from one selected from a material group which includes indium-tin-oxide ITO, tin-oxide TO, indium-zinc-oxide IZO, indium-tin-zinc-oxide ITZO and so on. Also, a silver layer and a secondary transparent conductive material (not shown in the drawings) are sequentially formed on the substrate 100 covered with the transparent conductive film 200.

The transparent conductive film 200, the silver layer and the secondary transparent film are patterned into a second electrode 145 and a first electrode 175 through a fifth photolithograph process, as shown in FIG. 7. The second electrode 145 is disposed in the display area AA and the first electrode 175 is disposed within the non-display area NDA.

The second electrode 145 and the first electrode 175 are formed in a triple layered structure. The second electrode 145 formed in the display area AA is electrically connected to the seventh electrode 125b through the first contact hole H1.

The first electrode 175 formed within the non-display area NDA has at least one first opening H3 which is formed by the fifth photolithograph process. The at least one first opening H3 can include a plurality of first openings spaced a fixed interval from one another.

The at least one first opening H3 can be formed in the shape of a circle, a rhombus, or a rectangle, but it is not limited to these. The size of the first opening H3 depends the distance between the first openings H3.

Such a first electrode 175 disposed within the non-display area NDA is electrically connected to the conductive pattern 170 within the GND contact area of the non-display area NDA through the second contact hole H2. Therefore, the first electrode 175 can be used to transfer a ground voltage GND.

As shown in FIG. 8, a bank pattern 150 is formed on the substrate 100 provided with the second electrode 145 and the first electrode 175. The bank pattern 150 can be formed by coating an organic photo-resistive material, such as polyimide, photoresist or others, on the entire surface of the substrate 100 provided with the second electrode 145 and the first electrode 175, and patterning the coated organic photo-resis-

tive material through a sixth photolithograph process. Such a bank pattern 150 is used to define light-emission cells.

Thereafter, a spacer 165 and an organic light-emitting compound layer 155 are sequentially formed on the substrate 100 provided with the bank pattern 150, as shown in FIG. 9. The 5 spacer 165 is formed from silicon oxide SiO<sub>2</sub> or silicon nitride SiNx. The organic light-emitting compound layer 155 is formed on the substrate 100 provided with the spacer 165. Also, the organic light-emitting compound layer 155 includes a hole injection layer, a hole transport layer, an emission 10 layer, an electron transport layer and an electron injection layer. Such an organic light-emitting compound layer 155 is disposed on the second electrode 145 within the display area AA.

Next, a third electrode **160** is formed on the substrate **100** 15 provided with the organic light-emitting compound layer **155**, as shown in FIG. **10**. The third electrode **160** can be formed by entirely depositing a metal such as aluminum or others on the substrate provided with the organic light-emitting compound layer **155** and patterning the deposited metal 20 through a seventh photolithograph process.

The third electrode **160** is electrically connected to the first electrode **175** in the non-display area NDA. Also, the third electrode **160** is disposed on the organic light-emitting compound layer **155** within the display area AA.

In this manner, the OLED display device of the present embodiment allows at least one first opening H3 to be formed in the non-display area NDA. As such, materials out-gassed from the planarization film 140 within the non-display area NDA can be exhausted to the bank pattern 150 within the 30 non-display area NDA via the first opening H3.

Consequently, the OLED device of the present embodiment can prevent the movement of the materials, which are out-gassed from the non-display area NDA, toward the display area AA. Therefore, the deterioration of the organic 35 light-emitting compound layer 150 can be prevented. As a result, the OLED display device according to the present embodiment can enhance the reliability.

FIG. 11 is a cross-sectional view showing the cross-section of an OLED display device, which is taken along the line I-I' 40 in FIG. 1, according to another embodiment of the present disclosure. The OLED display device of FIG. 11 is similar to the above-mentioned device. As such, components of the OLED display device of FIG. 11 that are the same as those of the above-mentioned device will be referenced using the 45 same numerals. Also, the description regarding the components of the OLED display device of FIG. 11 that are the same as those of the above-mentioned device will be omitted herein for the sake of brevity.

As shown in FIGS. 1 and 11, the OLED display device of 50 another embodiment is defined into a display area AA used to display images and a non-display area NDA surrounding edges of the display area AA. A first electrode 275 is formed in the non-display area AA. Also, at least one first opening H3 is formed in the first electrode 275.

In addition, a second opening H4 is further formed within the non-display area NDA. More specifically, the second opening H4 is formed between a second electrode 145 of an outer pixel within the display area AA and the first electrode 275 within the non-display area NDA.

Such a second opening H4 can enable the first electrode 275 to be separated by a fixed distance A, for example by at least one pixel, from the second electrode 145 of outer pixel within the display area AA.

In this manner, the first opening H3 and the second opening 65 H4 are formed within the non-display area NDA. As such, materials out-gassed from the planarization film 140 within

10

the non-display area NDA can be exhausted to the bank pattern **150** within the non-display area NDA via the first opening H**3** and the second opening H**4**.

Consequently, the OLED device of another embodiment can prevent the movement of the materials, which are outgassed from the non-display area NDA, toward the display area AA. Therefore, the deterioration of the organic lightemitting compound layer 150 can be prevented. As a result, the OLED display device according to the present embodiment can enhance the reliability.

The structure of the OLED display device according to the present disclosure is not limited to the above-mentioned embodiments. In other words, the OLED display device according to the present disclosure can include any array structure which has a hole within the non-display area.

The ordinary skilled person in the art should understand that various changes or modifications of the present disclosure are possible without departing from the technical spirit or the essential features of the present disclosure. As such, it should be understood by the ordinary skilled person in the art that the above-mentioned embodiments are provided as examples of the present disclosure, but the present disclosure is not limited these embodiments. Accordingly, the scope of the present disclosure shall be determined only by the appended claims and their equivalents. Moreover, it should be considered that alternative uses derived from the meaning, scope and their equivalent concepts defined in the claims are included in the scope of the present disclosure.

What is claimed is:

- 1. An organic light-emitting diode display device comprising:
  - a display area defined on a substrate and configured to display images;
  - a non-display area defined on the substrate to include the periphery of the display area and configured to apply signals to pixels within the display area;
  - a first thin film transistor on the non-display area of the substrate:
  - a second thin film transistor on the display area of the substrate;
  - a passivation layer on the first thin film transistor and the second thin film transistor;
  - a planarization film on the passivation layer;
  - a first electrode on the planarization film in the non-display area and including at least one first opening;
  - a second electrode on the planarization film within the display area and connected to an electrode of the second thin film transistor;
  - a bank pattern directly on the second electrode and the first electrode, the bank pattern configured to define light-emission cells and expose a part of the second electrode, wherein the bank pattern is arranged to be adjacent to the first electrode within the non-display area, the bank pattern extending over a conductive pattern in the non-display area to connect to the first electrode to a supply voltage source;
  - an organic light-emitting layer formed directly on the second electrode; and
  - a third electrode formed directly on the organic light-emitting layer,
  - wherein the first electrode is directly connected to the third electrode within the non-display area, wherein the at least one first opening of the first electrode is placed in a gate-in-panel (GIP) area in the non-display area.
- 2. The organic light-emitting diode display device of claim 1, wherein the second electrode of an outer pixel within the

display area is spaced a distance from the first electrode within the non-display area by a second opening.

- 3. The organic light-emitting diode display device of claim 2, wherein the distance is a single pixel width.
- 4. The organic light-emitting diode display device of claim 5 1, wherein the second electrode within the display area and the first electrode within the non-display area are formed from a same material and through a same process.
- 5. The organic light-emitting diode display device of one of claim 1, wherein the second electrode within the display area 10 and the first electrode within the non-display area each include: a transparent electrode formed from one of indiumtin-oxide (ITO), tin-oxide (TO), indium-zinc-oxide (IZO) and indium-tin-zinc-oxide (ITZO); a silver layer formed on the transparent electrode; and a secondary transparent elec- 15 trode formed on the silver layer.
- 6. The organic light-emitting diode display device of claim 1, wherein the non-display area includes: a circuit area in which the first thin film transistor is disposed; and a ground contact area positioned at an outer side of the circuit area and 20 used for a ground connection.
- 7. A method for manufacturing an organic light-emitting diode display device, the method comprising:
  - preparing a substrate defined into a display area configured to display images, and a non-display area around the 25 claim 1, wherein the non-display area comprises: display area;
  - forming a first film transistor within the non-display area of the substrate;
  - forming a second thin film transistor within the display area of the substrate;
  - forming a passivation layer on the first film transistor and the second thin film transistor;
  - forming a planarization film with a first contact hole exposing a part of an electrode of the second thin film transistor, on the substrate provided with the first and second 35 thin film transistors:
  - forming a first electrode in the non-display area with at least one first opening and facing the first thin film transistor, on the planarization film provided with the first contact hole, and a second electrode in the display area 40 connected to the electrode of the second thin film transistor:
  - forming a bank pattern with an opening exposing a part of the second electrode, directly on the first electrode and the second electrode, wherein the bank pattern defines 45 light-emission cells and is arranged to be adjacent to the first electrode within the non-display area, the bank pattern extending over a conductive pattern that connects the first electrode in the non-display area to ground voltage;
  - forming an organic light-emitting layer directly on the second electrode; and
  - forming a third electrode directly on the organic lightemitting layer,
  - wherein the first electrode is directly connected to the third 55 electrode in the non-display area, wherein the at least one first opening of the first electrode is placed in a gate-in-panel (GIP) area in the non-display area.
- 8. The method of claim 7, wherein the second electrode in the display area of an outer pixel within the display area is 60 spaced a distance from the first electrode in the non-display area by a second opening.
- 9. The method of claim 8, wherein the distance is a single pixel width.
- 10. The method of claim 8, wherein the second opening in 65 the non-display area is formed at the same time as the first opening in the non-display area.

12

- 11. The method of claim 7, wherein the second electrode in the display area and the first electrode in the non-display area each include: a transparent electrode formed from one of indium-tin-oxide (ITO), tin-oxide (TO), indium-zinc-oxide (IZO) and indium-tin-zinc-oxide (ITZO); a silver layer formed on the transparent electrode; and a secondary transparent electrode formed on the silver layer.
- 12. The organic light-emitting diode display device of claim 1, wherein the first electrode within the non-display area includes a plurality of first openings and wherein the plurality of the first openings are spaced a fixed interval from
- 13. The organic light-emitting diode display device of claim 1, wherein the first electrode within the non-display area includes a second opening and wherein the second opening is spaced a distance from the second electrode of an outer pixel within the display area.
- 14. The organic light-emitting diode display device of claim 1, wherein the first and second openings allow for out-gassing of materials from the planarization film within the non-display area to be exhausted to the bank pattern within the non-display area.
- 15. The organic light-emitting diode display device of
  - a circuit area having the first thin film transistor; and
  - a ground contact area at an outer side of the circuit area and having a conductive pattern configured to electrically connect an external ground source,
  - wherein the conductive pattern is electrically connected to the first electrode.
  - 16. An apparatus comprising:
  - a display area defined on a substrate and configured to display images;
  - a non-display area defined on the substrate to include the periphery of the display area and configured to apply signals to pixels within the display area;
  - a first thin film transistor on the non-display area of the substrate:
  - a second thin film transistor on the display area of the substrate;
  - a passivation layer on the first thin film transistor and the second thin film transistor;
  - a planarization film on the passivation layer;
  - a first electrode on the planarization film in the non-display area and including at least one first opening:
  - a second electrode on the planarization film within the display area and connected to an electrode of the second thin film transistor;
  - a bank pattern directly on the second electrode and the first electrode, the bank pattern configured to define lightemission cells and expose a part of the second electrode, wherein the bank pattern is arranged to be adjacent to the first electrode within the non-display area, the bank pattern extending over a conductive pattern in the nondisplay area to connect to the first electrode to a supply voltage source;
  - an organic light-emitting layer formed directly on the second electrode; and
  - a third electrode formed directly on the organic light-emitting layer,
  - wherein the first electrode is directly connected to the third electrode within the non-display area,
  - wherein the at least one first opening of the first electrode is placed in a gate-in-panel (GIP) area in the non-display

- 17. The apparatus of claim 16, wherein the at least one first opening of the first electrode are distinct from contact holes which electrical connection is facilitated.
- **18**. The organic light-emitting diode display device of claim **1**, wherein the bank pattern covers the first opening of 5 the first electrode within the non-display area to absorb the residual materials in said planarization material from affecting said organic material in said display area.
- 19. The organic light-emitting diode display device of claim 1, wherein the bank pattern covers the first opening of 10 the first electrode within the non-display area.
- 20. The organic light-emitting diode display device of claim 1, further comprising an interlayer insulation film on which the conductive pattern is formed.
- 21. The organic light-emitting diode display device of 15 claim 20, wherein the conductive pattern is formed at a same time as drain electrodes and source electrodes of the first and second thin film transistors.

\* \* \* \* \*